Main Content

이 번역 페이지는 최신 내용을 담고 있지 않습니다. 최신 내용을 영문으로 보려면 여기를 클릭하십시오.


이산시간 함수 블록(예: Unit Delay)


DelayDelay input signal by fixed or variable sample periods
DifferenceCalculate change in signal over one time step
Discrete DerivativeCompute discrete-time derivative
Discrete FIR FilterModel FIR filters
Discrete FilterModel Infinite Impulse Response (IIR) filters
Discrete PID ControllerDiscrete-time or continuous-time PID controller
Discrete PID Controller (2DOF)Discrete-time or continuous-time two-degree-of-freedom PID controller
Discrete State-SpaceImplement discrete state-space system
Discrete Transfer FcnImplement discrete transfer function
Discrete Zero-PoleModel system defined by zeros and poles of discrete transfer function
Discrete-Time IntegratorPerform discrete-time integration or accumulation of signal
First-Order Hold (Obsolete)Implement first-order sample-and-hold
MemoryOutput input from previous time step
Resettable DelayDelay input signal by variable sample period and reset with external signal
Tapped DelayDelay scalar signal multiple sample periods and output all delayed versions
Transfer Fcn First OrderImplement discrete-time first order transfer function
Transfer Fcn Lead or LagImplement discrete-time lead or lag compensator
Transfer Fcn Real ZeroImplement discrete-time transfer function that has real zero and no pole
Unit Delay하나의 샘플 주기만큼 신호 지연
Variable Integer DelayDelay input signal by variable sample period
Zero-Order Hold영차 유지 샘플 주기 구현