From High-Level Algorithms to ASML Automated Digital Design Flows
John van Tol, ASML
ASML is the world's leading manufacturer of lithography systems for the semiconductor industry. These complex machines are critical for producing integrated circuits or chips.
Quality and time to market are the two main drivers for this business. At first sight, these interests appear to be conflicting, but by making the right choices, the outcome for both factors can be favorable.
The focus of this presentation is twofold. First, the adoption of HDL Coder™, which automatically generates HDL source code and test bench code into the ASML FPGA design flow. John van Tol of ASML will show which steps need to be taken to implement HDL Coder in a customized development environment. Secondly, the reduction of the gap between system architect and engineer. John will then discuss the use of Model-Based Design by the system architect and FPGA designer and the major benefits of this approach. Applying these techniques will ensure that the quality improves, and the introduction time of new functionality diminishes.
Recorded: 21 May 2019
Related Products
Learn More
Featured Product
Simulink
Up Next:
Related Videos:
웹사이트 선택
번역된 콘텐츠를 보고 지역별 이벤트와 혜택을 살펴보려면 웹사이트를 선택하십시오. 현재 계신 지역에 따라 다음 웹사이트를 권장합니다:
또한 다음 목록에서 웹사이트를 선택하실 수도 있습니다.
사이트 성능 최적화 방법
최고의 사이트 성능을 위해 중국 사이트(중국어 또는 영어)를 선택하십시오. 현재 계신 지역에서는 다른 국가의 MathWorks 사이트 방문이 최적화되지 않았습니다.
미주
- América Latina (Español)
- Canada (English)
- United States (English)
유럽
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
아시아 태평양
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)