photo

Fahri Gürbüz


Last seen: 5개월 전 |  2020년부터 활동

Followers: 0   Following: 0

통계학

  • Thankful Level 2
  • Thankful Level 1
  • Explorer

배지 보기

Feeds

보기 기준

질문


help for forcing simulink in order to run using ode4 (RG4)
Dear all, I have generate a motor model according to dq reference frame theory. The model is run without any problem, but I mus...

거의 3년 전 | 답변 수: 0 | 0

0

답변

질문


FPGA data capture setting problem
Dear all, I am trying to use FPGA data capture and following the instructions given in the page https://www.mathworks.com/help/...

3년 초과 전 | 답변 수: 1 | 0

1

답변

답변 있음
hdl coder work flow adviser block compability error
Dear Kiran Kintali, First of all, thanks for your fast answer. I have used all data either single or fixed-point and as you kno...

거의 4년 전 | 0

질문


hdl coder work flow adviser block compability error
Dear all, I have a model so as to control a pmsm. when I run the hdl workflow adviser to generate VHDL code, an error which is ...

거의 4년 전 | 답변 수: 4 | 0

4

답변

질문


hdl coder IO buffer error
Hi, I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in viva...

대략 4년 전 | 답변 수: 1 | 0

1

답변

질문


hdl coder ram usage and source optimizaion
Dear all, I am using hdl coder and modelling current and speed PI with space vector PWM and SPI blocks. When I go to vivado, I ...

대략 4년 전 | 답변 수: 1 | 0

1

답변

질문


hdl coder model checker output latetency and ulp error warning
Hi, I am trying to generate motor speed controller in FPGA. I have completed my model and now I am in code generation phase. I...

대략 4년 전 | 답변 수: 1 | 0

1

답변

질문


How can I define FPGA pin as data input in simulink model?
Hello Everyone, I am a new FPGA model-based design learner. Thus, finding what I want is still a puzzle for me. I am studying o...

대략 4년 전 | 답변 수: 0 | 0

0

답변