photo

Angela Cuadros Castiblanco

Last seen: Today |  2023년부터 활동

Followers: 0   Following: 0

Spoken Languages:
English, Spanish

통계학

  • Knowledgeable Level 1
  • First Answer

배지 보기

Feeds

보기 기준

답변 있음
simulink ip core generation
Hello, To use the AXI4-Stream interface in the IP core generation workflow in HDL Coder, you can model your algorithm to operat...

3개월 전 | 0

답변 있음
AXI-stream interface violates AXI-stream protocol
Hello Alexander, I'd like to provide some clarity on the protocol implementation within our IP core generation workflow. When m...

7개월 전 | 0

답변 있음
Setting Target interface fails in Debug Zynq design using HDL and Embedded coder example.
Hello Vishnu, The error message you're seeing typically appears when a reference design requires certain non-optional interfac...

9개월 전 | 1

답변 있음
HDL Workflow Advisor - Step 3.2 - "Failed Index exceeds the number of array elements. Index must not exceed 2" in hdlturnkey.interface.ChannelBased/connectFrameInterfacePort
Hello, From your description it sounds like you are using the "legacy frame-based modeling" detailed in: https://www.mathwor...

대략 1년 전 | 0

| 수락됨