Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?
조회 수: 2 (최근 30일)
이전 댓글 표시
Hi,
For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's not possible to have a license for HDL Coder or HDL Verifier. If I have already my VHDL code, it's possible to perform FIL with only SysGen for DSP ?
Thank you in advance
댓글 수: 0
채택된 답변
추가 답변 (0개)
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!