![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/7420893_1522121426989_DEF.jpg)
Yoni Levy
2017년부터 활동
Followers: 0 Following: 0
Feeds
질문
Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?
Hi, For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's ...
대략 7년 전 | 답변 수: 1 | 0