Feeds
질문
Simulation of HDL black box design segfaults in Linux OS but passes in Windows 10/11
Here is the issue: I've wrapped a VHDL design that implements a filterbank. This is done using a blackbox. For those unfamiliar...
거의 4년 전 | 답변 수: 0 | 0
0
답변질문
System Generator: HDL Black Box include mem files.
I have successfully managed to wrap up most of my HDL cores in black boxes in Simulink. They can be successfully simulated and s...
4년 초과 전 | 답변 수: 2 | 0
2
답변질문
Wrap Xilinx IP in Simulink black box
Hi all, I have done several of the Xilinx tutorials for black-box wrapping of HDL in Simulink but have not come across one yet ...
5년 초과 전 | 답변 수: 2 | 0
2
답변질문
Error when parsing VHDL with moden commenting style.
MATLAB version: R2019a Update 6. Hi All, Not sure if this is owing to my using a slightly older version of Matlab, but there a...
5년 초과 전 | 답변 수: 0 | 0
