Feeds
질문
How can I use vhdl generics when I generate a matlab system object from my vhdl code with HDL verifier?
I want to generate a matlab system object from my vhdl code with HDL verifier, for using it as FPGA in the loop. Following matla...
9년 초과 전 | 답변 수: 2 | 0
