Feeds
질문
How does the Simulink HDL Optimized FFT/IFFT block alter the data ordering when processing a multi-sample (4×1 vector) input, and what additional reordering steps needed?
I am working on an OFDM system where I generate a time-domain signal using an IFFT and then aim to recover the original signal w...
9개월 전 | 답변 수: 1 | 0
1
답변질문
Issues with HDL coder IFFT/FFT Processing with 4x1 Vectors and Data Reordering
I have created an OFDM system where, at the transmitter (Tx) side, I perform IFFT, add a cyclic prefix (CP), and then on the re...
9개월 전 | 답변 수: 1 | 0
1
답변질문
Clarification on Simulink Sample Rate vs HDL Coder Target Frequency
Hello, I have a question regarding the relationship between Simulink sample rate and HDL Coder target frequency. Is it okay if...
9개월 전 | 답변 수: 1 | 0
1
답변질문
Implementing parallel processing and handling sampling vs. clock rate differences in an OFDM system using Simulink, HDL Coder, AXI Interface.
I’m currently working on an OFDM-based system using Simulink + HDL Coder, targeting RFSoC using Vivado tool, and AXI Interface. ...
10개월 전 | 답변 수: 1 | 0
