photo

Lucky


Last seen: 7개월 전 |  2024년부터 활동

Followers: 0   Following: 0

통계학

  • First Answer

배지 보기

Feeds

보기 기준

질문


HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

8개월 전 | 답변 수: 1 | 0

1

답변

답변 있음
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

8개월 전 | 0