Community Profile

photo

Pham Van Dung


Last seen: 2일 전 2012년부터 활동

통계

  • Thankful Level 3
  • Revival Level 1
  • First Answer

배지 보기

Content Feed

보기 기준

질문


'viterbi_modelsim.mdl' does not exist.
Dear, I tried to open command "viterbi_modelsim" in the help documents of mathwork: http://www.mathworks.com/help/hdlverifie...

거의 9년 전 | 답변 수: 1 | 0

1

답변

질문


Errors : algebraic loop in use HDL simulink coder
Dear friends, when i convert one Simulink block to Verilog use HDL Simulink coder, i have this problem: *_ Failed Cannot conn...

거의 11년 전 | 답변 수: 2 | 0

2

답변

질문


Lookup Table with > 30 dimensions(n-D Lookup Table)
Dear friends, In generaly, 1 The n-D Lookup Table has maximum n=30 dimensions. I want to implement 1 n-D Lookup Table has ...

거의 11년 전 | 답변 수: 0 | 0

0

답변

답변 있음
How to generate synthesizable VHDL from Simulink block?
Dear, 1. We can't implement double datatype in FPGA. Tim McBrayer is right. std_logic_vector, signed, or unsigned is support ...

거의 11년 전 | 0

질문


How to creat many HDL blocks at one time
Dear my friends! I have a question need your helpings! I have 3 simulink blocks, and i want to convert them to verilog code, ...

거의 11년 전 | 답변 수: 1 | 0

1

답변

질문


Error beetween two methods: Simulink and Verilog(after convert by HDL coder)
Dear My friends! Now i have some problems in HDL simulink coder that need your helping. When i convert my code from simulink...

거의 11년 전 | 답변 수: 1 | 0

1

답변

답변 있음
How to test the HDL coder generated code with Modelsim?
Chao Nam, hien tai minh cung dang nghien cuu ve HDL coder, co gi lien he voi minh nhe, dungdkt27@gmail.com

거의 11년 전 | 0

질문


Simulink HDL coder Results compare
Dear my friend, I have a simulink subsystem that have one Gain block inside. I used HDL Simulink Coder to convert to verilog ...

거의 11년 전 | 답변 수: 1 | 0

1

답변

질문


About HDL simulink coder for StateFlow
Dear friends, I have a Stateflow subsystem that i have used a event.The event is a trigger input with frequency = 400ns( I used...

11년 초과 전 | 답변 수: 1 | 0

1

답변

질문


About HDL simulink coder
Dear friends, I have an error when I try to convert StateFlow Block to Verilog: _* Failed network:propagateClockRate:ratesDon...

11년 초과 전 | 답변 수: 2 | 0

2

답변

질문


about error in stateflow
dear, when i implement stateflow in block to mult or add signals in stateflow, i have this error: _Cannot solve algebraic ...

11년 초과 전 | 답변 수: 1 | 0

1

답변

질문


about HDL supported libraries
Dear, I have a problem in Simulink HDL Coder : Can i extend the supported HDL library of Simulink HDL Coder Tools? And if i ...

11년 초과 전 | 답변 수: 1 | 0

1

답변

질문


Creat Signal in Simulink
Dear, I have a signal that i have saved in my workspace with the name is Matlab.mat This is my result of the previous simul...

11년 초과 전 | 답변 수: 2 | 0

2

답변

질문


Truth table in staflow
Dear, I have a problem when i want to define a Underspecified Truth Table like: <http://www.mediafire.com/myfiles.php> Than...

거의 12년 전 | 답변 수: 0 | 0

0

답변

질문


HDL simulinks coder support
Dear friends, I have a problem MATLAB Function. How do I generate HDL Code for my MATLAB Function in Simulink HDL Coder (R2011b)...

거의 12년 전 | 답변 수: 2 | 0

2

답변

질문


HDL simulinks coder error
Dear Tim McBrayer, When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Ge...

거의 12년 전 | 답변 수: 1 | 0

1

답변

질문


HDL simulinks coder about
Dear friends, I have a problem MATLAB Function. How do I generate HDL Code for my MATLAB Function in Simulink HDL Coder (R2011...

거의 12년 전 | 답변 수: 1 | 0

1

답변