Community Profile

photo

Grégory SEABRA


ASSYSTEM

2015년부터 활동

연락

Statistics

  • Thankful Level 1

배지 보기

Content Feed

보기 기준

질문


[HDL Coder] How to keep subsystems port names when applying input/output pipelining
Hello, I am currently developping a control algorithm which will be implemented inside a Xilinx Spartan6 FPGA. I generate the...

약 8년 전 | 답변 수: 1 | 0

1

답변

질문


HDL Coder Workflow Advisor timing analysis
Hello! I am currently working on a project for which my task is to develop a control algorithm for a power converter. This alg...

약 8년 전 | 답변 수: 1 | 0

1

답변