Feeds
질문
How to get digital/analog input to speedgoat processor using IO334-325k
Hello, I'm currently running a controller model on speedgoat IO334-325k FPGA, using hdl coder to define analog and digital inte...
대략 1년 전 | 답변 수: 1 | 0
1
답변질문
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...
1년 초과 전 | 답변 수: 1 | 0
1
답변질문
HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...
1년 초과 전 | 답변 수: 1 | 0
1
답변질문
HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...
1년 초과 전 | 답변 수: 1 | 0
1
답변질문
HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...
2년 초과 전 | 답변 수: 1 | 0
