Feeds
질문
scalarize vector ports in generation vhdl code with hdl coder
I try to implement median filter in FPGA with matlab, but in the step ''verify with cosimulation" i got that error "vector port ...
2년 초과 전 | 답변 수: 1 | 0
1
답변질문
implementation of median filtre on FPGA ?
Hi everyone, I want to design the median filter on FPGA. I got the output for median filter in matlab and also in matlab simulin...
거의 3년 전 | 답변 수: 1 | 0
