Community Profile

photo

ZhiHao


Last seen: 4개월 전 2023년부터 활동

통계

  • Thankful Level 1
  • Explorer

배지 보기

Content Feed

보기 기준

질문


The obtained FPGA (Hardware-in-the-loop) output waveform is inconsistent with Simulink simulation results.
We combined Xilinx Zynq-7000 ZC702 Evaluation Kit and SImulink for HIL (Hardware-in-the-loop) simulation. The specific process i...

5개월 전 | 답변 수: 1 | 0

1

답변