![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/25251433_1641889071427_DEF.jpg)
ZhiHao
Followers: 0 Following: 0
Feeds
질문
The obtained FPGA (Hardware-in-the-loop) output waveform is inconsistent with Simulink simulation results.
We combined Xilinx Zynq-7000 ZC702 Evaluation Kit and SImulink for HIL (Hardware-in-the-loop) simulation. The specific process i...
10개월 전 | 답변 수: 1 | 0