Gunjan Upadhyay
Followers: 0 Following: 0
Feeds
질문
Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...
3년 초과 전 | 답변 수: 1 | 0