Igor Freire

Universidade Federal do Pará

Last seen: 4개월 전 | 2017년부터 활동

Followers: 0 Following: 0

메시지

통계

Feeds

답변 있음
Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, Thanks for the information. These alternatives may be helpful at some point. However, I think the use that I was envision...

거의 8년 전 | 0

질문

Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, I would like to generate a baseband processor IP using HDL coder and implement it on an FPGA connected to Simulink (in th...

거의 8년 전 | 답변 수: 2 | 0

2

답변