QPSK Modulation Verilog Code generation error?

조회 수: 4 (최근 30일)
ali shan
ali shan 2021년 6월 4일
답변: Bharath Venkataraman 2021년 6월 7일
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture

이 질문에 답변하려면 로그인하십시오.

채택된 답변

Bharath Venkataraman
Bharath Venkataraman 2021년 6월 7일
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.

추가 답변 (0개)

카테고리

Help Center 및 File Exchange에서 HDL Coder에 대해 자세히 알아보기

태그

제품


릴리스

R2018b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by