QPSK Modulation Verilog Code generation error?
조회 수: 1 (최근 30일)
이전 댓글 표시
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture
댓글 수: 0
채택된 답변
Bharath Venkataraman
2021년 6월 7일
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.
댓글 수: 0
추가 답변 (0개)
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!