Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.

조회 수: 2 (최근 30일)
Eduardo Flores
Eduardo Flores 2020년 12월 27일
답변: YP 2022년 11월 21일
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL object appears. On windows, a new terminal shows that a new bitstream is being generated but on Ubuntu 18.05, no file is ever created. Am i missing a configuration step?
  댓글 수: 1
Cau Tran
Cau Tran 2022년 8월 11일
I also had this problem. Can anyone give me advice for this one?
FIL does not generate the bitstream file.

댓글을 달려면 로그인하십시오.

이 질문에 답변하려면 로그인하십시오.

답변 (1개)

YP
YP 2022년 11월 21일
Can you check if xterm is installed?
FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

카테고리

Help Center 및 File Exchange에서 FPGA, ASIC, and SoC Development에 대해 자세히 알아보기

태그

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by