how does the simulink design verifier creates test case
조회 수: 1 (최근 30일)
이전 댓글 표시
Ajay krishna Vasanthakumar
2020년 7월 27일
댓글: Ajay krishna Vasanthakumar
2020년 7월 31일
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
댓글 수: 0
채택된 답변
Pat Canny
2020년 7월 30일
Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat
추가 답변 (0개)
참고 항목
카테고리
Help Center 및 File Exchange에서 Generate Tests에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!