how does the simulink design verifier creates test case
이전 댓글 표시
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
채택된 답변
추가 답변 (0개)
카테고리
도움말 센터 및 File Exchange에서 Simulink Design Verifier에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!