Error in Test Harness Generation in SIL Verification Mode
조회 수: 4 (최근 30일)
이전 댓글 표시
Hello,
I am trying to generate SIL testing (Right Click on subsystem->Create Test Harness -> Select SIL) for a subsystem, but i get following Warnings and matlab crashes..could any help me out to resolve the issue ?
Port number 2 specified in 'port_label' drawing command exceeds the number of input ports of 'untitled/SIL Block' [22 similar]
Component:Simulink | Category:Block warning
Port number 2 specified in 'port_label' drawing command exceeds the number of output ports of 'untitled/SIL Block' [2 similar]
Thank you.
댓글 수: 0
채택된 답변
Jesús Zambrano
2020년 5월 11일
I assume that the subsystem is part of a Simulink model, correct? Before creating the harness for the subsystem, make sure that the inport/outport ports of this subsystem are specified (data type, dimensions, sample time).
댓글 수: 2
Jesús Zambrano
2020년 5월 12일
You can create a harness for a top level model (showing a badge on th elower left of the canvas) or for a model component (showing a badge on the lower right of the component).
Please see more information in the following link:
추가 답변 (0개)
참고 항목
카테고리
Help Center 및 File Exchange에서 Test Execution에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!