Solver error in HDL verifier

조회 수: 2 (최근 30일)
Giuseppe Galioto
Giuseppe Galioto 2020년 2월 8일
댓글: stozaki 2020년 2월 8일
Hi there,
I'm trying to verify my VHDL code with HDL Verifier. I used the cosimWizard to generate the ModelSim Simulator block. When I try to start the Simulink simulation the following error appears:
The "VariableStepDiscrete" solver cannot be used to simulate block diagram 'control' because it contains continuous states
I tried to change the solver to FixedStepDiscrete but no way, same error.
Since the VHDL block I'm implementing is inherently discrete, why the solver give me such an error?
Thanks in advance.

답변 (1개)

stozaki
stozaki 2020년 2월 8일
편집: stozaki 2020년 2월 8일
When you generate and simulation to use the HDL coder, SolverType must set Fixed-Step.
Please see following URL
HDL Coder currently supports variable-step solvers under limited conditions. See hdlsetup
It is reasonable for you to use the hdlsetup function.
  댓글 수: 3
stozaki
stozaki 2020년 2월 8일
편집: stozaki 2020년 2월 8일
The solver affects when running a simulation. This setting is valid for code generation and simulation (include co-simulation).
stozaki
stozaki 2020년 2월 8일
MathWorks provide modeling guideline for HDL coder. It says that Fixed Step Discrete Solver is recommended.

댓글을 달려면 로그인하십시오.

카테고리

Help CenterFile Exchange에서 HDL Coder에 대해 자세히 알아보기

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by