Error in conversion of simulink model into verilog code?

Hello,
We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.
The details of the current MATLAB version and the error attached below.
MATLAB 2015 b (32-bit).
p.JPG

 채택된 답변

Kiran Kintali
Kiran Kintali 2019년 3월 17일

0 개 추천

Absence of the necessary files shows you seem to have installation issues.
Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?
Thanks

추가 답변 (0개)

카테고리

질문:

2019년 3월 17일

답변:

2019년 3월 17일

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by