Using Unit Delays in triggered Subsystems for HDL Codegeneration
조회 수: 3 (최근 30일)
이전 댓글 표시
Alexander Kiermayer
2017년 10월 11일
답변: Alexander Kiermayer
2017년 10월 19일
Hi,
i'm having some Unit Delays in a Triggered Subsystem. When generating VHDL Code using Mathworks HDL Coder I get the following error:
Error: Cannot find valid sample time for clock request from block. Please ensure that the block has a valid discrete sample time.
The only valid value for the sampletime is '-1', which i have set. This error occurs in R2017b, in R2015b it is working.
How can i get this working again?
Best Regards, Alexander Kiermayer
댓글 수: 0
채택된 답변
추가 답변 (1개)
Tim McBrayer
2017년 10월 13일
This should work fine, and does in a small test I just tried. Can you open a customer support case so that this may be further investigated?
댓글 수: 0
참고 항목
카테고리
Help Center 및 File Exchange에서 Hierarchical Designs and Synchronous Hardware Behavior에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!