HDL simulinks coder error
이전 댓글 표시
Dear Tim McBrayer,
When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Generate RTL Code and Testbench , i have an error:
Error due to multiple causes.
Failed Generated HDL code.
Don't have any informations for me to solve this problems
Please help me!
Thankyou very much!
Best Regard.
채택된 답변
추가 답변 (0개)
카테고리
도움말 센터 및 File Exchange에서 AMD FPGA and SoC Devices에 대해 자세히 알아보기
제품
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!