How to feed the inputs to gateway in block in system generator
조회 수: 9 (최근 30일)
이전 댓글 표시
i have created compressor design in xilinx vivado and assigned as a block then it is used as xilinx block in system generator. But i got the following error message while doing simulation: The input ports on this block (Gateway In) must be driven by native simulink or non-Xilinx blocks
The S-function 'sysgen' in 'appcomp/Gateway Out' has specified the option SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED and specified inherited for sample time number 0. Inheriting a sample time is not supported when specifying SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED
How to mitigate this
댓글 수: 0
답변 (0개)
참고 항목
제품
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!