Xilinx system generator Hardware co-simulation taking more time on FPGA
조회 수: 1 (최근 30일)
이전 댓글 표시
Hi there,
I have a Xilinx system generator design which takes around 4 mins to run on a host PC. But when i do hardware cosimulation on zed board it takes around 8-10 mins to run on hardware (ZED board). Can somebody tell me why this behavior?
댓글 수: 0
답변 (1개)
Marco
2017년 9월 28일
Hello Sashi, probably in your simulation there is a bottleneck due to the fact the communication beetween the host and the Zed board is not ok. In particular, the co-simulation helps if you are offloading a significant portion of the computation. A good practice and a possible solution of problem: the host PC generates the input of the design only, instead you can move on the hardware the part of the design that required more computation.
BR Marco
댓글 수: 0
참고 항목
카테고리
Help Center 및 File Exchange에서 FPGA, ASIC, and SoC Development에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!