Can't understand individual VHDL files generated.
조회 수: 19 (최근 30일)
이전 댓글 표시
I have generated hdl code from a simulink model, but it has created many files. I don't have any prior experience with VHDL and can't understand what is each file doing. Is there any way to know what the individual VHDL files are doing?
댓글 수: 0
채택된 답변
Aditya
2024년 7월 5일 6:10
Hi Jaykishan,
Please refer to this MATLAB documentation to understand the generated HDL code:
This documentation explains the file structure and how you can understand different parts, as well as the mapping between Simulink components and the generated code.
댓글 수: 0
추가 답변 (0개)
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!