Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier
조회 수: 2 (최근 30일)
이전 댓글 표시
Hello Everyone ,
I am referring to link : https://www.mathworks.com/help/hdlcoder/ug/simscape-hil-speedgoat-fpga-io-modules.html,
in which when trying to generate FPGA bitstream for 'gmStateSpaceHDL_sschdlexHalfWaveRectifierEx/Simscape_system/HDL Subsystem' , the simulink doesnot proceed from Section 4.2 , I have waited for around 3hrs and followed all steps mentioned in above link
Kindly help me resolve the issue
댓글 수: 0
답변 (3개)
Kiran Kintali
2024년 4월 29일
What version of synthesis tools AMD/Xilinx Vivado are you using currently?
The demo should work as expected in 23a. Have you also tried using 24a? Is it the same behavior? The screenshot shows you are stuck in Vivado bitstream step; it may unlikely be an issue on the HDL Coder side.
댓글 수: 0
Kiran Kintali
2024년 5월 1일
Can you reach out to tech support? I am not sure if this could be Vivado version related issue.
댓글 수: 2
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!