Represent std_logic_vector in Simulink

Does SIMULINK support creation of typical HDL data types or only MATLAB types (e.g. UINT32, FI, etc.)? Some of the inputs to my system do not fall neatly into power-of-2 variable sizing and I would like to be able to create something equivalent to std_logic_vector (13 downto 0) in SIMULINK. Even if I have to somehow create the datatype from scratch, is this possible?

I want to be able to use this datatype and assign it to my ports as their datatype.

Answer 1

[Kiran Kintali]

HDL Coder supports fixed point data types with integer lengths ranging from 1 to 128 bits.

During the HDL code generation process, these map to the std_logic_vector type (typically used for arrays of std_logic variables and signals in VHDL).

Try HDL Code generation from some of example MATLAB Code and Simulink models foudn here..

https://www.mathworks.com/matlabcentral/fileexchange/50098-hdlcoder-design-patterns-and-examples

You can browse through the code samples in the HDL Coder documentation to get an idea of the std_logic and std_logic_vector types generated.

https://www.mathworks.com/help/hdlcoder/ug/resettable-subsystem-support-in-hdl-coder.html

y :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En20