Bitstream Generated through HDL workflow advisor

조회 수: 7 (최근 30일)
Rimsha Javed
Rimsha Javed 2023년 5월 16일
답변: Sahas 2024년 12월 19일 5:00
I have generated Bitstream for Xilinx Zynq FPGA using HDL workflow advisor. I want to program the vivado project on baremetal using JTAG. Which Drivers I need to customize in SDK?

답변 (1개)

Sahas
Sahas 2024년 12월 19일 5:00
Once the bitstream is generated using MATLAB's HDL Workflow Advisor, you primarily need the Xilinx Vivado Design Suite installed on the system, which includes all the necessary drivers to program the device. You can use the "Hardware Manager" or command-line tools to upload the bitstream to Vivado and deploy it on the device.
If your target FPGA is part of a "development board", you might need to download and install the corresponding "Board Supoprt Package" from the board vendor to access specific hardware features and I/O configurations within your MATLAB code.
Hope this helps you out!

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by