XADC in System Generator/Model Composer for MATLAB
조회 수: 8 (최근 30일)
이전 댓글 표시
Hi.
I have designed and simulated my entire control logic (using Xilinx blockset of System Generator-Model Composer for MATLAB) and tested in Simulink environment.
Now I need to emulate the ADC register access and controls for the four-channel XADC and set the pin names, etc. How to program/emulate/ design code for XADCs on 7 series FPGA (I use the Nexys A7 board - Artix 7 100t processor) using Xilinx blockset?
I have no experience with programming in Verilog/VHDL. I generate HDL code using System Generator and then generate bitstream and program hardware in Vivado 2020.2.
There are no resources anywhere for XADC emulation / programming using Xilinx blockset. Please help.
I did see some pages where verilog or vhdl files are written and loaded into a black box in Simulink. But I didn't understand it or how it works.
댓글 수: 0
답변 (1개)
Kiran Kintali
2022년 10월 11일
Can you share your Simulink model?
Are you trying to utilize HDL Coder workflow advisor IP core generation features?
참고 항목
카테고리
Help Center 및 File Exchange에서 HDL Coder에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!