![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/7059899_1522119829764_DEF.jpg)
Araferna
2016년부터 활동
Followers: 0 Following: 0
Feeds
질문
Is it possible to test a HDL design with multiple clocks using FPGA-in-the loop and Simulink?
I would like to test a design using FPGA-in-the-loop simulation. ¿Is it possible to test a design that contains multiple clocks ...
대략 8년 전 | 답변 수: 1 | 0