Feeds
질문
Offline Support Package Installation
Hello all - I have a non-networked MATLAB machine on which I am trying to install the Arduino support package. I have a separate...
11년 초과 전 | 답변 수: 1 | 2
1
답변답변 있음
Problem with a loop in the hdl coder
I'm still learning vhdl and HDL coder, myself - you can use while loops, it just sounds like you need to provide some informatio...
Problem with a loop in the hdl coder
I'm still learning vhdl and HDL coder, myself - you can use while loops, it just sounds like you need to provide some informatio...
대략 12년 전 | 0
| 수락됨
질문
SimPower Systems and Stateflow
Greetings, I am having an issue with Stateflow that has me completely baffled, and I suspect it is related to SimPower System...
대략 12년 전 | 답변 수: 1 | 0
1
답변질문
Display the RST port in a Xilinx FIL model
Hey all, I am generating a FPGA-in-the-Loop model using a Xilinx board. When you set the port types (DUT I/O Ports section in...
12년 초과 전 | 답변 수: 1 | 0
1
답변답변 있음
FIL Wizard giving me a strange error
I'm answering my own question here - I restarted my machine, and the error went away. I'm still confused as to what caused it to...
FIL Wizard giving me a strange error
I'm answering my own question here - I restarted my machine, and the error went away. I'm still confused as to what caused it to...
12년 초과 전 | 0
질문
FIL Wizard giving me a strange error
Hey all, I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply do...
12년 초과 전 | 답변 수: 2 | 0
2
답변질문
Is Stateflow not supported for Xilinx HDL code generation
Greetings - I am using a Virtex 5 ML506 board (since my VC707 is not supported) and am trying to do a FPGA in the loop simulatio...
12년 초과 전 | 답변 수: 1 | 0
1
답변질문
Xilinx Series 7 Support
Greetings - my group recently ordered a Virtex-7 (VC707) FPGA board. My intent was to use it with HDL Coder and HDL Verifier, bu...
12년 초과 전 | 답변 수: 1 | 0
