Feeds
질문
Xilinx System Generator asymmetric FIFO
Hello! Give me a way how to make asymmetric FIFO (defferent input and output data width) in Xilinx System Generator? Thank you...
9년 초과 전 | 답변 수: 0 | 0
0
답변질문
KC705 and FMCOMMS1 RevB/C + SDR Simulink(Matlab)
Hello, Please point me to any reference design for SDR Simulink on KC705 + FMCOMM1. I found description for ZC706 + FMCOMMS1 R...
거의 10년 전 | 답변 수: 0 | 0
