Feeds
질문
Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...
거의 13년 전 | 답변 수: 2 | 0
2
답변질문
Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...
대략 13년 전 | 답변 수: 0 | 0
0
답변질문
Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...
대략 13년 전 | 답변 수: 1 | 0
1
답변답변 있음
Why does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...
Why does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...
대략 13년 전 | 0
질문
Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...
대략 13년 전 | 답변 수: 1 | 0
