Julien

Last seen: 4개월 전 | 2024년부터 활동

Followers: 0 Following: 0

통계학

Feeds

질문

Can you use switches as inputs in a design tested with FPGA-in-the-Loop simulation? (on a Zedboard)
Hello, I am currently testing the abilities of the HDL Verifier Toolbox. I tried the FIL simulation with a design and it works....

4개월 전 | 답변 수: 1 | 0

1

답변

질문

HDL Verifier "Verify HDL Module with MATLAB Test Bench" Tutorial: Cannot find example code from Tutorial.
Hello, I tried to do the "Verify HDL Module with MATLAB Test Bench" Tutorial for the HDL Verifier add-on. In the "Set up Tutoria...

5개월 전 | 답변 수: 1 | 0

1

답변