Feeds
질문
Buffer and enable in simulink
Put buffer block and enable in a subsystem. Suppose step = 1, buffersize = 9 and enable signal is effective in 1.5s ~ 9.5s. So I...
14년 초과 전 | 답변 수: 0 | 0
0
답변질문
How to build a simulink model which can generate HDL coder to resize images or videos?
I want to resize images or videos by FPGA. I only know the resize block but it cannot generate HDL code. Anybody can teach me or...
14년 초과 전 | 답변 수: 4 | 0
4
답변질문
The demo of hdlcoder_sobel_serial_eml.mdl
In the sobel_edge_eml of sobel_edge_hardware of hdlcoder_sobel_serial_eml.mdl, there are three inputs u, thresh and C in the fun...
14년 초과 전 | 답변 수: 1 | 0
