AriF
Followers: 0 Following: 0
Feeds
질문
Why do I get the error: " FIL cosimulation failed: the output does not match the expeced result" when I run FPGA-in-the-Loop Test?
Hi, iI m trying to run the fpga in the loop test inside HDL coder. The HDL code was generated by a script in matlab (I didn't us...
1년 초과 전 | 답변 수: 1 | 0