Feeds
질문
FPGA Capture capturing only few samples and repeating them continuously
Hello everyone, I’ve been working on a design in Simulink using HDL Coder. The design includes a counter, which I’ve set as a t...
12개월 전 | 답변 수: 0 | 0
0
답변질문
Using std_logic_vector(0 downto 0) in HDL Coder
Hi, Community: I am developing some HDL Coder blocks and I am facing some limitations of the automatic translation. My translat...
대략 4년 전 | 답변 수: 1 | 0
