I am a Technical Writer - FPGA Design and Verification at MathWorks. My major responsibilities include writing documentation for HDL Verifier and SoC Blockset toolboxes.
DISCLAIMER: Any advice or opinions here are my own, and in no way reflect that of MathWorks.
