![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/18279491_1587811739519_DEF.jpg)
Eldin Ramic
Followers: 0 Following: 0
Feeds
질문
is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...
9개월 전 | 답변 수: 0 | 0
0
답변질문
How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...
9개월 전 | 답변 수: 2 | 0