photo

Michael Du


Last seen: 4년 초과 전 |  2019년부터 활동

Followers: 0   Following: 0

통계학

  • Thankful Level 1
  • First Answer
  • Revival Level 1

배지 보기

Feeds

보기 기준

답변 있음
Rate transitions and HDL generation port requirement
Ferrara, Thank you for your instruction. I have been updating the rate transition at the input or output ports or internal logi...

4년 초과 전 | 0

답변 있음
Rate transitions and HDL generation port requirement
The model is attached. To simulate the functionality, it reads in a captured data file and serialize them outside the HDL conver...

4년 초과 전 | 0

질문


Rate transitions and HDL generation port requirement
Due to the down-sampling requirement, the rate transition HDL block is used to sample at a lower rate of the data stream. Also, ...

4년 초과 전 | 답변 수: 4 | 0

4

답변

질문


HDL IP block with more than one type of AXI interface
The idea is to generate the HDL IP blocks using the external PL DDR3 memories with both AXI4 Master and AXIS interfaces. The dat...

4년 초과 전 | 답변 수: 1 | 0

1

답변

질문


AXI4-S interface must use the same sample rate
This question is for the HDL advisor workflow. The AXIS data slave input of the system are taking in data from 3 channels, packa...

4년 초과 전 | 답변 수: 0 | 0

0

답변

답변 있음
Serial port timeout- 10 seconds, but getting less samples than expected/desired
I have similar questions. Matlab seems to set an upper limit to the serial port timeout of ~20ms and the serial input size of 2k...

4년 초과 전 | 0