필터 지우기
필터 지우기

Verifying Logged Signals in Simulink Test, Test Sequencer

조회 수: 1 (최근 30일)
Wilson Lysford
Wilson Lysford 2021년 8월 2일
답변: Alex Howard 2021년 8월 13일
I'm using Simulink Test Sequencer to verify a simulink model. In my model there is an intermediary signal that is not an input or output. How can I user a verify(statement) on that signal if it isn't an input or an output?

답변 (1개)

Alex Howard
Alex Howard 2021년 8월 13일
Hi Wilson, it sounds like you're having an issue using verify for specific signals with Simulink Test Sequence blocks.
One method you might be able to use is the Goto and From blocks in Simulink. The Simulink Test documentation lists Goto-From Connections as valid connections for test harness construction.
This example shows how you can construct a test harness with Goto and From blocks:
open AutopilotTestFile.mldatx,
open_system RollAutopilotMdlRef,
sltest.harness.open('RollAutopilotMdlRef/Roll Reference',...
'RollReference_Requirement1_3')
In the test harness RollReference_Requirement1_3, click the TurnKnob_A input to the Test Assessment block. If you can't find that block, try entering this code at the MATLAB command prompt.
hilite_system('RollReference_Requirement1_3/In_From_3')
In the Block Paramters dialog box, click Goto Source to see an example of how to construct your model using a Goto block.
For more general information on authoring verify statements, see Assess Model Simulation Using verify Statements.

카테고리

Help CenterFile Exchange에서 Inputs에 대해 자세히 알아보기

제품


릴리스

R2019b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by