HDL workflow Advisor image
조회 수: 2 (최근 30일)
이전 댓글 표시
I will use the HDL workflow to do image processing on the FPGA.
How do I input the image will not be a bunch of interfaces?
My image is 2D, how does the test bench code describe it?
댓글 수: 0
답변 (2개)
Bharath Venkataraman
2018년 7월 2일
This Vision HDL Toolbox page shows the capabilities provided for image processing on an FPGA. If you have the product, try doc visionhdl and look at the examples.
댓글 수: 1
Eric Cigan
2023년 12월 18일
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be available thorugh Xilinx Zynq SoC Support from SoC Blockset.
Eric Cigan
2023년 12월 18일
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be available thorugh Xilinx Zynq SoC Support from SoC Blockset.
댓글 수: 0
참고 항목
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!