How to use design verifier with incompatible simulink models?

조회 수: 7 (최근 30일)
Tushar Agarwal
Tushar Agarwal 2016년 7월 10일
답변: Akshat Dalal 2025년 3월 2일
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?

답변 (1개)

Akshat Dalal
Akshat Dalal 2025년 3월 2일
Hi Tushar,
You will have to write your own block replacement rules to handle the unsupported blocks for SLDV. Please refer the following documentations for more information:
Thanks

카테고리

Help CenterFile Exchange에서 Analyze Model or Subsystem에 대해 자세히 알아보기

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by