Tool boxes required to generate IP CORE from SIMULINK
이전 댓글 표시
Hello,
I saw an video (Create simple "Add" Block, and generate RTL by HDL Coder in Simulink [HDL coder + Zynq Project]) which clearly shows that we can generate IP CORE from Simulink. Apart from the products MATLAB and Simulink, what are the other toolboxes that are required to generate an IP CORE using this workflow (to port on Zynq FPGA)?
Thanks
Pankaja
채택된 답변
추가 답변 (0개)
카테고리
도움말 센터 및 File Exchange에서 Get Started with HDL Coder에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!