Error while using vector real gateway in

조회 수: 3 (최근 30일)
Siva Subramanian
Siva Subramanian 2023년 11월 6일
편집: Kiran Kintali 2023년 11월 6일
Errors occurred during netlist generation. Error due to multiple causes. Cause 1 Simulink:blocks:DemuxInValidPortWidths: Invalid setting for input port dimensions of 'Lab1_1/HDL_filter/Vector Real Gateway In/Demux1'. The dimensions are being set to 1. This is not valid because the total number of input and output elements are not the same Cause 2 Simulink:Engine:PortDimsMismatch42: Error in port widths or dimensions. 'Output Port 1' of 'Lab1_1/HDL_filter/Vector Real Gateway In/I' is a one dimensional vector with 1 elements.
Help me in resolving this error

이 질문에 답변하려면 로그인하십시오.

답변 (1개)

Kiran Kintali
Kiran Kintali 2023년 11월 6일
편집: Kiran Kintali 2023년 11월 6일
https://www.xilinx.com/products/design-tools/vitis/vitis-model-composer.html
This issue needs to be posted to AMD tech support team. Possibly a bug in the vitis model composer / system generator block library.

카테고리

Help Center 및 File Exchange에서 Sources에 대해 자세히 알아보기

태그

제품


릴리스

R2021b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by