why do i get this error?
조회 수: 2 (최근 30일)
이전 댓글 표시
why am i getting this error while changing matlab code to hdl code
댓글 수: 0
답변 (2개)
Kiran Kintali
2023년 1월 10일
Can you share the design, testbench and the project files?
It looks like you are running into some issue with classes during floating point to fixed point conversion.
Kiran Kintali
2023년 1월 11일
편집: Kiran Kintali
2023년 1월 11일
Please attach files that can run without error. I got an error running the runtrial.m file.
You need break the design that needs to be on the FPGA in a seperate file. There is plotting and figure window related code in ada.m that needs to move into the testbench.
댓글 수: 2
Kiran Kintali
2023년 1월 11일
This file is missing BKHL.HHE.new.dat in your attachments.
Changing this to the attached csv file name leads to other errors.
>> runtrial
Unable to perform assignment because the size of the
left side is 1-by-1 and the size of the right side is
1-by-6039.
Error in ada (line 76)
err_VSS(itr,:) = error.^2;
Error in runtrial (line 4)
[model_coeff_vss]=ada(z,mu_min);
참고 항목
카테고리
Help Center 및 File Exchange에서 HDL Coder에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!