Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
조회 수: 13 (최근 30일)
이전 댓글 표시
I got the VHDL code using the System Generator, but there are some errors displayed as following figures. And the verilog HDL code could work generating from the same Simulink Model. Is there any setting should be done?Thank you very much.
댓글 수: 0
답변 (1개)
Bharath Venkataraman
2022년 3월 21일
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical support:
댓글 수: 0
참고 항목
카테고리
Help Center 및 File Exchange에서 HDL Coder에 대해 자세히 알아보기
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!